
Verifiable ASICs: trustworthy hardware with untrusted components

Riad S. Wahby^{o*}, Max Howald^{†*}, Siddharth Garg^{*}, abhi shelat[‡], and Michael Walfish^{*}


Stanford University
 *New York University
 [†]The Cooper Union
 [‡]The University of Virginia

June 10th, 2016


Setting: ASICs with mutually distrusting designer, manufacturer




Setting: ASICs with mutually distrusting designer, manufacturer




Here we are thinking about ASICs, not CPUs:







Setting: ASICs with mutually distrusting designer, manufacturer




e.g., a network firewall appliance, with a custom chip for packet processing



What if our packet processing chip has a **back door**?



What if our packet processing chip has a **back door**? Threat: incorrect execution of the packet filter (Other concerns, e.g., secret state, are important but orthogonal)



What if our packet processing chip has a **back door**?

The Cybercrime Economy

Fake tech gear has infiltrated the U.S. government

by David Goldman @DavidGoldmanCNN

November 8, 2012: 3:10 PM ET







US DoD controls supply chain with trusted foundries.

For example, stealthy trojans can thwart post-fab detection [A2: Analog Malicious Hardware, Yang et al., IEEE S&P 2016; Stealthy Dopant-Level Trojans, Becker et al., CHES 2013]

For example, stealthy trojans can thwart post-fab detection [A2: Analog Malicious Hardware, Yang et al., IEEE S&P 2016; Stealthy Dopant-Level Trojans, Becker et al., CHES 2013]

But trusted fabrication is not a panacea:

X Only 5 countries have cutting-edge fabs on-shore

✗ Building a new fab takes \$\$\$\$\$\$, years of R&D

For example, stealthy trojans can thwart post-fab detection [A2: Analog Malicious Hardware, Yang et al., IEEE S&P 2016; Stealthy Dopant-Level Trojans, Becker et al., CHES 2013]

But trusted fabrication is not a panacea:

- X Only 5 countries have cutting-edge fabs on-shore
- ✗ Building a new fab takes \$\$\$\$\$\$, years of R&D
- Semiconductor scaling: chip area and energy go with square and cube of transistor length ("critical dimension")
- X So using an old fab means an enormous performance hit e.g., India's best on-shore fab is $10^8 \times$ behind state of the art


For example, stealthy trojans can thwart post-fab detection [A2: Analog Malicious Hardware, Yang et al., IEEE S&P 2016; Stealthy Dopant-Level Trojans, Becker et al., CHES 2013]


But trusted fabrication is not a panacea:


- X Only 5 countries have cutting-edge fabs on-shore
- ✗ Building a new fab takes \$\$\$\$\$\$, years of R&D
- Semiconductor scaling: chip area and energy go with square and cube of transistor length ("critical dimension")
- X So using an old fab means an enormous performance hit e.g., India's best on-shore fab is $10^8 \times$ behind state of the art


Can we get trust more cheaply?


 $\begin{array}{l} \textbf{Principal} \\ \textbf{F} \rightarrow \textbf{designs} \\ \textbf{for} \ \mathcal{P}, \mathcal{V} \end{array}$












Makes sense if $\mathcal{V}+\mathcal{P}$ are cheaper than trusted F






BCC86 BFLS91 FGLSS91 Kilian92 ALMSS92 AS92 Micali94 **BG02 GOS06 IKO07 GKR08 KR09** GGP10 Groth10 **GI R11** Lipmaa11 BCCT12 GGPR13 BCCT13 KRR14

Makes sense if $\mathcal{V}+\mathcal{P}$ are cheaper than trusted F

Reasons for hope:

• running time of $\mathcal{V} < \mathsf{F}$ (asymptotically)



F

Makes sense if $\mathcal{V}+\mathcal{P}$ are cheaper than trusted F

Reasons for hope:

- running time of $\mathcal{V} < \mathsf{F}$ (asymptotically)
- Implementations exist

SBW11 **CMT12** SMBW12 TRMP12 SVPBBW12 SBVBPW13 VSBW13 PGHR13 Thaler13 BCGTV13 BFRSBW13 BFR13 DFKP13 BCTV14a BCTV14b **BCGGMTV14** FI 14 **KPPSST14** FTP14 WSRHBW15 BBFR15 CFHKNPZ15 CTV15 KZMQCPPsS15

ALMSS92

Micali94

AS92

BG02

GOS06

IKO07

GKR08

GGP10

Groth10

Lipmaa11


BCCT12

GGPR13

BCCT13

GI R11

KR09



ALMSS92

Micali94

AS92

BG02

GOS06

IKO07

GKR08

GGP10

Groth10

Lipmaa11

BCCT12


GGPR13

BCCT13

KRR14

GI R11

KR09



F

Makes sense if $\mathcal{V}+\mathcal{P}$ are cheaper than trusted F

Reasons for hope caution:

- Theory is silent about feasibility
- Onus is heavier than in prior work
- Hardware issues: energy, chip area
- Need physically realizable circuit design
- \bullet Need ${\mathcal V}$ to save for plausible computation sizes


SBW11 **CMT12** SMBW12 TRMP12 SVPBBW12 SBVBPW13 VSBW13 PGHR13 Thaler13 BCGTV13 BFRSBW13 BFR13 DFKP13 BCTV14a BCTV14b **BCGGMTV14** FI 14 **KPPSST14** FTP14 WSRHBW15 BBFR15 CFHKNPZ15 CTV15 KZMQCPPsS15

Zebra: a hardware design that saves costs


A qualified success

Zebra: a hardware design that saves costs...

... sometimes.



F must be expressed as an arithmetic circuit (AC) AC satisfiable \iff F was executed correctly \mathcal{P} convinces \mathcal{V} that the AC is satisfiable




Arguments [GGPR13, SBVBPW13, PGHR13, BCTV14]

e.g., Zaatar, Pinocchio, libsnark

IPs

[GKR08, CMT12, VSBW13]

e.g., Muggles, CMT, Allspice



IPs


Arguments [GGPR13, SBVBPW13, PGHR13, BCTV14]

e.g., Zaatar, Pinocchio, libsnark e.g., N

[GKR08, CMT12, VSBW13]

e.g., Muggles, CMT, Allspice

What about other schemes? e.g., FHE [GGP10], MIP+FHE [BC12], MIP [BTWV14], PCIP [RRR16], IOP [BCS16], PIR [BHK16], ...




Arguments [GGPR13, SBVBPW13, PGHR13, BCTV14]

e.g., Zaatar, Pinocchio, libsnark

IPs [GKR08, CMT12, VSBW13]

e.g., Muggles, CMT, Allspice

What about other schemes? e.g., FHE [GGP10], MIP+FHE [BC12], MIP [BTWV14], PCIP [RRR16], IOP [BCS16], PIR [BHK16], ... These all seem a bit further from practicality.



Arguments [GGPR13, SBVBPW13, PGHR13, BCTV14]


e.g., Zaatar, Pinocchio, libsnark

- + nondeterministic ACs, arbitrary connectivity
- + Few rounds (\leq 3)

IPs

[GKR08, CMT12, VSBW13]

- e.g., Muggles, CMT, Allspice
- deterministic ACs; layered, low depth
- Many rounds



Arguments [GGPR13, SBVBPW13, PGHR13, BCTV14]

e.g., Zaatar, Pinocchio, libsnark


- + nondeterministic ACs, arbitrary connectivity
- + Few rounds (\leq 3)

Unsuited to hardware X implementation

IPs

[GKR08, CMT12, VSBW13]

- e.g., Muggles, CMT, Allspice
- deterministic ACs; layered, low depth
- Many rounds



Arguments [GGPR13, SBVBPW13, PGHR13, BCTV14]

e.g., Zaatar, Pinocchio, libsnark

- + nondeterministic ACs, arbitrary connectivity
- + Few rounds (\leq 3)

Unsuited to hardware X implementation


IPs


[GKR08, CMT12, VSBW13]

- e.g., Muggles, CMT, Allspice
- deterministic ACs; layered, low depth
- Many rounds
 - Suited to hardware implementation

Zebra builds on IPs of GKR [GKR08, CMT12, VSBW13]

F must be expressed as a *layered* arithmetic circuit.






Zebra builds on IPs of GKR [GKR08, CMT12, VSBW13]

 \mathcal{P}

Х

- 1. ${\mathcal V}$ sends inputs
- 2. \mathcal{P} evaluates


ν




Zebra builds on IPs of GKR [GKR08, CMT12, VSBW13] (ns) Enst (in (in) 1. \mathcal{V} sends inputs 2. \mathcal{P} evaluates (+)(+)_ -+ + + \bigotimes (\mathbf{X}) \otimes (+` + (\mathbf{x}) (+)_ + (+) (+)+ thinking... (\times) (\mathbf{X}) (+)(+)(+) (\mp) + \mathcal{P} ν Х $\langle \mathbf{X} \rangle$ MUX MUX + Ŧ Ŧ (+)MUX (+


Zebra builds on IPs of GKR [GKR08, CMT12, VSBW13] (ns) Enst 'n (in (in) 1. \mathcal{V} sends inputs 2. \mathcal{P} evaluates (+)+ --+ (+ + \bigotimes (\mathbf{X}) \bigotimes (\times) (+ (++ \boxtimes (+)Ŧ _ + (+) (+)thinking... (\mathbf{X}) (X) (\mathbf{X}) (+)(+)(+) (\mp) + \mathcal{P} ν Х (+) $\langle \mathbf{X} \rangle$ (+(MUX) (MUX) \mathbf{x} Ŧ Ŧ (+)+ MUX (+


- 1. ${\mathcal V}$ sends inputs
- 2. \mathcal{P} evaluates, returns output y







- 1. ${\mathcal V}$ sends inputs
- 2. \mathcal{P} evaluates, returns output y
- V constructs polynomial relating y to last layer's input wires






- 1. ${\mathcal V}$ sends inputs
- 2. \mathcal{P} evaluates, returns output y
- V constructs polynomial relating y to last layer's input wires
- 4. ${\mathcal V}$ engages ${\mathcal P}$ in a sum-check







- 1. \mathcal{V} sends inputs
- 2. \mathcal{P} evaluates, returns output y
- 3. \mathcal{V} constructs polynomial relating y to last layer's input wires
- 4. \mathcal{V} engages \mathcal{P} in a sum-check, gets claim about second-last layer





- 1. ${\mathcal V}$ sends inputs
- 2. \mathcal{P} evaluates, returns output y
- V constructs polynomial relating y to last layer's input wires
- 4. \mathcal{V} engages \mathcal{P} in a sum-check, gets claim about second-last layer
- 5. \mathcal{V} iterates







- 1. ${\mathcal V}$ sends inputs
- 2. \mathcal{P} evaluates, returns output y
- V constructs polynomial relating y to last layer's input wires
- 4. \mathcal{V} engages \mathcal{P} in a sum-check, gets claim about second-last layer
- 5. \mathcal{V} iterates







- 1. ${\mathcal V}$ sends inputs
- 2. \mathcal{P} evaluates, returns output y
- V constructs polynomial relating y to last layer's input wires
- 4. \mathcal{V} engages \mathcal{P} in a sum-check, gets claim about second-last layer
- 5. \mathcal{V} iterates






- 1. ${\mathcal V}$ sends inputs
- 2. \mathcal{P} evaluates, returns output y
- V constructs polynomial relating y to last layer's input wires
- 4. \mathcal{V} engages \mathcal{P} in a sum-check, gets claim about second-last layer
- 5. \mathcal{V} iterates, gets claim about inputs, which it can check









Soundness error $\propto p^{-1}$

Cost to execute F directly: $O(depth \cdot width)$

 \mathcal{V} 's sequential running time: O(depth \cdot log width + |x| + |y|) (assuming precomputed queries)







Soundness error $\propto p^{-1}$

Cost to execute F directly: $O(depth \cdot width)$


 \mathcal{V} 's sequential running time: O(depth \cdot log width + |x| + |y|) (assuming precomputed queries)

 \mathcal{P} 's sequential running time: O(depth \cdot width \cdot log width)






 \mathcal{P} executing AC: layers are sequential, but all gates at a layer can be executed in parallel



 \mathcal{P} executing AC: layers are sequential, but all gates at a layer can be executed in parallel


Proving step: Can \mathcal{V} and \mathcal{P} interact about all of F's layers at once?



 \mathcal{P} executing AC: layers are sequential, but all gates at a layer can be executed in parallel

Proving step: Can \mathcal{V} and \mathcal{P} interact about all of F's layers at once?

No. \mathcal{V} must ask questions in order or soundness is lost.




 \mathcal{P} executing AC: layers are sequential, but all gates at a layer can be executed in parallel


Proving step: Can \mathcal{V} and \mathcal{P} interact about all of F's layers at once?

No. \mathcal{V} must ask questions in order or soundness is lost.

But: there is still parallelism to be extracted...




 \mathcal{V} questions \mathcal{P} about $F(x_1)$'s output layer.




 \mathcal{V} questions \mathcal{P} about $F(x_1)$'s output layer.


Simultaneously, \mathcal{P} returns $F(x_2)$.



 \mathcal{V} questions \mathcal{P} about $F(x_1)$'s next layer




 \mathcal{V} questions \mathcal{P} about $F(x_1)$'s next layer, and $F(x_2)$'s output layer.




 \mathcal{V} questions \mathcal{P} about $F(x_1)$'s next layer, and $F(x_2)$'s output layer.


Meanwhile, \mathcal{P} returns $F(x_3)$.



This process continues...




This process continues...




This process continues until \mathcal{V} and \mathcal{P} interact about every layer simultaneously—but for different computations.

 ${\mathcal V}$ and ${\mathcal P}$ can complete one proof in each time step.




Extracting parallelism in Zebra's ${\mathcal P}$ with pipelining



This approach is just a standard hardware technique, pipelining; it is possible because the protocol is naturally staged.


Extracting parallelism in Zebra's ${\mathcal P}$ with pipelining




This approach is just a standard hardware technique, pipelining; it is possible because the protocol is naturally staged.

There are other opportunities to leverage the protocol's structure.

For each sum-check round, ${\cal P}$ sums over each gate in a layer \mathbf{s}




For each sum-check round, \mathcal{P} sums over each gate in a layer, evaluating H[k], $k \in \{0, 1, 2\}$



For each sum-check round, \mathcal{P} sums over each gate in a layer, evaluating H[k], $k \in \{0, 1, 2\}$

In software:

```
// compute H[0], H[1], H[2]
for k \in \{0, 1, 2\}:
  H[k] \leftarrow 0
  for g \in layer:
     H[k] \leftarrow H[k] + \delta(g, k)
     // \delta uses state[g]
// update lookup table
// with \mathcal{V}'s random coin
for g \in layer:
  state[g] \leftarrow \delta(g, r_i)
```



For each sum-check round, \mathcal{P} sums over each gate in a layer, evaluating H[k], $k \in \{0, 1, 2\}$

In software:

```
// compute H[0], H[1], H[2]
for k \in {0, 1, 2}:
    H[k] \leftarrow 0
    for g \in layer:
    H[k] \leftarrow H[k] + \delta(g, k)
    // \delta uses state[g]
// update lookup table
// with \mathcal{V}'s random coin
```

```
for g \in layer:
```

```
state[g] \leftarrow \delta(g, r_j)
```


In hardware:


gate prover $\delta(0, 0)$	gate prover $\delta(1, 0)$	gate prover $\delta(2, 0)$	gate prover $\delta(3, 0)$	•	•

For each sum-check round, \mathcal{P} sums over each gate in a layer, evaluating H[k], $k \in \{0, 1, 2\}$

In software:

```
// compute H[0], H[1], H[2]
for k \in \{0, 1, 2\}:
H[k] \leftarrow 0
for g \in layer:
H[k] \leftarrow H[k] + \delta(g, k)
// \delta uses state[g]
// update lookup table
// with \mathcal{V}'s random coin
for g \in layer:
```

state[g] $\leftarrow \delta(g, r_i)$




For each sum-check round, \mathcal{P} sums over each gate in a layer, evaluating H[k], $k \in \{0, 1, 2\}$

In software:

```
// compute H[0], H[1], H[2]
for k \in \{0, 1, 2\}:
H[k] \leftarrow 0
for g \in layer:
H[k] \leftarrow H[k] + \delta(g, k)
// \delta uses state[g]
// update lookup table
// with \mathcal{V}'s random coin
for g \in layer:
```


state[g] $\leftarrow \delta(g, r_i)$



For each sum-check round, \mathcal{P} sums over each gate in a layer, evaluating H[k], $k \in \{0, 1, 2\}$

In software:

```
// compute H[0], H[1], H[2]
for k \in \{0, 1, 2\}:
  H[k] \leftarrow 0
  for g \in layer:
     H[k] \leftarrow H[k] + \delta(g, k)
     // \delta uses state[g]
// update lookup table
// with \mathcal{V}'s random coin
for g \in layer:
  state[g] \leftarrow \delta(g, r_i)
```



For each sum-check round, \mathcal{P} sums over each gate in a layer, evaluating H[k], $k \in \{0, 1, 2\}$

In software:

```
// compute H[0], H[1], H[2]
for k \in \{0, 1, 2\}:
  H[k] \leftarrow 0
  for g \in layer:
     H[k] \leftarrow H[k] + \delta(g, k)
     // \delta uses state[g]
// update lookup table
// with \mathcal{V}'s random coin
for g \in layer:
```

```
gate
prover
                                                          gate
                                                                                  gate
prover
                                                                                                 gate
                                                                                                prover
                                                         prover
                                                         \delta(0, 0)
                                                                   \delta(1, 0) = \delta(2, 0)
                                                                                               \delta(3, 0)
                                                        \delta(0, 1) | \delta(1, 1) | \delta(2, 1) | \delta(3, 1)
                                                        \delta(0, 2) || \delta(1, 2) || \delta(2, 2)
                                                                                               \delta(3, 2)
                                                             RAM
                                                                                    Adder tree
state[g] \leftarrow \delta(g, r_i)
```

layer:

In hardware:


 $\mathsf{H}[k] = \sum \delta(g, k)$ $g \in layer$

(+

For each sum-check round, \mathcal{P} sums over each gate in a layer, evaluating H[k], $k \in \{0, 1, 2\}$

In software:

```
// compute H[0], H[1], H[2]
for k \in \{0, 1, 2\}:
  H[k] \leftarrow 0
  for g \in layer:
     H[k] \leftarrow H[k] + \delta(g, k)
     // \delta uses state[g]
// update lookup table
// with \mathcal{V}'s random coin
for g \in layer:
  state[g] \leftarrow \delta(g, r_i)
```



For each sum-check round, \mathcal{P} sums over each gate in a layer, evaluating H[k], $k \in \{0, 1, 2\}$

In software:

```
// compute H[0], H[1], H[2]
for k \in {0, 1, 2}:
    H[k] \leftarrow 0
    for g \in layer:
    H[k] \leftarrow H[k] + \delta(g, k)
    // \delta uses state[g]
// update lookup table
```


```
// with \mathcal{V}'s random coin
```

```
for g \in layer:
state[g] \leftarrow \delta(g, r_j)
```

$$\begin{split} \mathsf{H}[k] &= \sum_{g \in \mathsf{layer}} \delta(g, k) \\ \texttt{layer:} \\ \textcircled{\texttt{+}} \ \textcircled{\texttt{+}} \ \textcircled{\texttt{+}} \ \textcircled{\texttt{+}} \ \textcircled{\texttt{+}} \ \textcircled{\texttt{+}} \ \textcircled{\texttt{+}} \\ \end{split}$$

In hardware:


gate prover	gate prover	gate prover	gate prover	
$\delta(0, 0)$	$\delta(1, 0)$	$\delta(2, 0)$	$\delta(3, 0)$	
$\delta(0, 1)$	$\delta(1, 1)$	$\delta(2, 1)$	$\delta(3, 1)$	•
$\delta(0, 2)$	$\delta(1, 2)$	$\delta(2, 2)$	$\delta(3, 2)$	
$\delta(0, r_j)$	$\delta(1, r_j)$	δ (2, r _j)	δ (3, r _j)	



For each sum-check round, \mathcal{P} sums over each gate in a layer, evaluating H[k], $k \in \{0, 1, 2\}$

In software:

```
// compute H[0], H[1], H[2]
for k \in \{0, 1, 2\}:
  H[k] \leftarrow 0
  for g \in layer:
     H[k] \leftarrow H[k] + \delta(g, k)
     // \delta uses state[g]
// update lookup table
// with \mathcal{V}'s random coin
for g \in layer:
  state[g] \leftarrow \delta(g, r_i)
```



Zebra's design approach

- Extract parallelism
 - e.g., pipelined proving
 - e.g., parallel evaluation of δ by gate provers
- Exploit locality: distribute data and control e.g., no RAM: data is kept close to places it is needed

Zebra's design approach

- Extract parallelism
 - e.g., pipelined proving
 - e.g., parallel evaluation of δ by gate provers
- Exploit locality: distribute data and control e.g., no RAM: data is kept close to places it is needed e.g., *latency-insensitive* design: localized control


Zebra's design approach

- Extract parallelism
 - e.g., pipelined proving
 - e.g., parallel evaluation of δ by gate provers
- Exploit locality: distribute data and control e.g., no RAM: data is kept close to places it is needed e.g., *latency-insensitive* design: localized control
- Reduce, reuse, recycle
 - e.g., computation: save energy by adding memoization to ${\cal P}$ e.g., hardware: save chip area by reusing the same circuits

Interaction between \mathcal{V} and \mathcal{P} requires a lot of bandwidth \not \mathcal{V} and \mathcal{P} on circuit board? Too much energy, circuit area


Interaction between ${\mathcal V}$ and ${\mathcal P}$ requires a lot of bandwidth

- $\pmb{\mathsf{X}}\ \mathcal{V} \text{ and } \mathcal{P} \text{ on circuit board}? Too much energy, circuit area$
- ✓ Zebra uses 3D integration



Interaction between ${\mathcal V}$ and ${\mathcal P}$ requires a lot of bandwidth


- $\pmb{\mathsf{X}}\ \mathcal{V} \text{ and } \mathcal{P} \text{ on circuit board}?$ Too much energy, circuit area
- ✓ Zebra uses 3D integration



Protocol requires input-independent precomputation [VSBW13]

Interaction between ${\mathcal V}$ and ${\mathcal P}$ requires a lot of bandwidth


- $\pmb{\mathsf{X}}\ \mathcal{V} \text{ and } \mathcal{P} \text{ on circuit board}?$ Too much energy, circuit area
- ✓ Zebra uses 3D integration



Protocol requires input-independent precomputation [VSBW13] \checkmark Zebra amortizes precomputations over many V-P pairs

Interaction between ${\mathcal V}$ and ${\mathcal P}$ requires a lot of bandwidth

- $\pmb{\varkappa}~\mathcal{V}$ and \mathcal{P} on circuit board? Too much energy, circuit area
- ✓ Zebra uses 3D integration




Protocol requires input-independent precomputation [VSBW13]

 \checkmark Zebra amortizes precomputations over many $\mathcal{V}\text{-}\mathcal{P}$ pairs


Precomputations need secrecy, integrity

 $\pmb{\mathsf{X}}$ Give $\mathcal V$ trusted storage? Cost would be prohibitive



Interaction between ${\mathcal V}$ and ${\mathcal P}$ requires a lot of bandwidth

- $\pmb{\varkappa}~\mathcal{V}$ and \mathcal{P} on circuit board? Too much energy, circuit area
- ✓ Zebra uses 3D integration




Protocol requires input-independent precomputation [VSBW13]

 \checkmark Zebra amortizes precomputations over many $\mathcal{V}\text{-}\mathcal{P}$ pairs

Precomputations need secrecy, integrity

- $\pmb{\mathsf{X}}$ Give $\mathcal V$ trusted storage? Cost would be prohibitive
- \checkmark Zebra uses untrusted storage + authenticated encryption



Implementation

Zebra's implementation includes

- a compiler that produces synthesizable Verilog for $\ensuremath{\mathcal{P}}$
- two $\mathcal V$ implementations
 - hardware (Verilog)
 - software (C++)
- library to generate \mathcal{V} 's precomputations
- Verilog simulator extensions to model software or hardware V's interactions with P


... and it seemed to work really well!

Zebra can produce 10k–100k proofs per second, while existing systems take tens of seconds per proof!


... and it seemed to work really well!

Zebra can produce 10k–100k proofs per second, while existing systems take tens of seconds per proof!

But that's not a serious evaluation...




Baseline: direct implementation of F in same technology as $\ensuremath{\mathcal{V}}$



Baseline: direct implementation of F in same technology as $\ensuremath{\mathcal{V}}$

Metrics: energy, chip size per throughput (discussed in paper)




Baseline: direct implementation of F in same technology as $\ensuremath{\mathcal{V}}$


Metrics: energy, chip size per throughput (discussed in paper)

Measurements: based on circuit synthesis and simulation, published chip designs, and CMOS scaling models

Charge for V, P, communication; retrieving and decrypting precomputations; PRNG; Operator communicating with V



Baseline: direct implementation of F in same technology as $\ensuremath{\mathcal{V}}$



Application #1: number theoretic transform

NTT: a Fourier transform over \mathbb{F}_p

Widely used, e.g., in computer algebra

Application #1: number theoretic transform Ratio of baseline energy to Zebra energy 3 baseline vs. Zebra (higher is better) 1 0.3 0.1 8 12 6 7 13 11 size) log

Application #2: Curve25519 point multiplication

Curve25519: a commonly-used elliptic curve

Point multiplication: primitive, e.g., for ECDH

Application #2: Curve25519 point multiplication Ratio of baseline energy to Zebra energy 3 baseline vs. Zebra (higher is better) 0.3 0.1 170 84 340 682 1147 Parallel Curve25519 point multiplications

A qualified success

Zebra: a hardware design that saves costs...

... sometimes.

- 1. Computation F must have a layered, shallow, deterministic AC
- 2. Must have a wide gap between cutting-edge fab (for \mathcal{P}) and trusted fab (for \mathcal{V})
- 3. Amortizes precomputations over many instances
- 4. Computation F must be very large for ${\mathcal V}$ to save work
- 5. Computation F must be efficient as an arithmetic circuit

Applies to IPs, but not arguments

1. Computation F must have a layered, shallow, deterministic AC

- 2. Must have a wide gap between cutting-edge fab (for \mathcal{P}) and trusted fab (for \mathcal{V})
- 3. Amortizes precomputations over many instances
- 4. Computation F must be very large for ${\mathcal V}$ to save work
- 5. Computation F must be efficient as an arithmetic circuit

Design principle	IPs [GKR08, CMT12, VSBW13]	Arguments [GGPR13, SBVBPW13, PGHR13, BCTV14]
Extract parallelism	✓	\checkmark
Exploit locality	\checkmark	
Reduce, reuse, recycle	\checkmark	

Argument protocols seem friendly to hardware?

Design principle	IPs [GKR08, CMT12, VSBW13]	Arguments [GGPR13, SBVBPW13, PGHR13, BCTV14]
Extract parallelism	 Image: A set of the set of the	✓
Exploit locality	\checkmark	×
Reduce, reuse, recycle	\checkmark	

Argument protocols seem unfriendly to hardware:

 $\mathcal P$ computes over entire AC at once \implies need RAM

Design principle	IPs [GKR08, CMT12, VSBW13]	Arguments [GGPR13, SBVBPW13, PGHR13, BCTV14]	
Extract parallelism		✓	
Exploit locality	\checkmark	×	
Reduce, reuse, recycle	\checkmark	×	

Argument protocols seem unfriendly to hardware:

 \mathcal{P} computes over entire AC at once \implies need RAM

 ${\cal P}$ does crypto for every gate in AC \implies special crypto circuits

Design principle	IPs [GKR08, CMT12, VSBW13]	Arguments [GGPR13, SBVBPW13, PGHR13, BCTV14]	
Extract parallelism	 Image: A set of the set of the	✓	
Exploit locality	\checkmark	×	
Reduce, reuse, recycle	\checkmark	×	

Argument protocols seem unfriendly to hardware:

 \mathcal{P} computes over entire AC at once \implies need RAM

 ${\cal P}$ does crypto for every gate in AC \implies special crypto circuits

... but we hope these issues are surmountable!

- 1. Computation F must have a layered, shallow, deterministic AC
- 2. Must have a wide gap between cutting-edge fab (for \mathcal{P}) and trusted fab (for \mathcal{V})
- 3. Amortizes precomputations over many instances
- 4. Computation F must be very large for $\mathcal V$ to save work
- 5. Computation F must be efficient as an arithmetic circuit Common to essentially all built proof systems

- 1. Computation F must have a layered, shallow, deterministic AC
- 2. Must have a wide gap between cutting-edge fab (for \mathcal{P}) and trusted fab (for \mathcal{V})
- 3. Amortizes precomputations over many instances
- 4. Computation F must be very large for ${\mathcal V}$ to save work
- 5. Computation F must be efficient as an arithmetic circuit

	System	Amortization regime	Advice
 Computation F Must have a wi 	Zebra	many $\mathcal{V}\text{-}\mathcal{P}$ pairs	short
	Allspice [VSBW13]	batch of instances of a particular F	short
 and trusted fab Amortizes preco 	Bootstrapped SNARKs [BCTV14a, CTV15]	all computations	long
4. Computation	BCTV [BCTV14b]	all computations of the same length	long
5. Computation F	Pinocchio [PGHR13]	all future instances of a particular F	long
	Zaatar [SBVBPW13]	batch of instances of a particular F	long
	Exception: [CMT12] with logspace-unifor		

- 1. Computation F must have a layered, shallow, deterministic AC
- 2. Must have a wide gap between cutting-edge fab (for \mathcal{P}) and trusted fab (for \mathcal{V})
- 3. Amortizes precomputations over many instances
- 4. Computation F must be very large for ${\mathcal V}$ to save work
- 5. Computation F must be efficient as an arithmetic circuit

For example, libsnark [BCTV14b], a highly optimized implementation of [GGPR13] and Pinocchio [PGHR13]:

 \mathcal{V} 's work: 6 ms + (|x| + |y|) · 3 μ s on a 2.7 GHz CPU

4. Computation F must be very large for ${\mathcal V}$ to save work

5. Computation F must be efficient as an arithmetic circuit

For example, libsnark [BCTV14b], a highly optimized implementation of [GGPR13] and Pinocchio [PGHR13]:

- \mathcal{V} 's work: 6 ms + (|x| + |y|) · 3 μ s on a 2.7 GHz CPU
- \Rightarrow break-even point \geq 16 \times 10⁶ CPU ops

4. Computation F must be very large for ${\mathcal V}$ to save work

5. Computation F must be efficient as an arithmetic circuit

For example, libsnark [BCTV14b], a highly optimized implementation of [GGPR13] and Pinocchio [PGHR13]:

- \mathcal{V} 's work: 6 ms + (|x| + |y|) · 3 μ s on a 2.7 GHz CPU
- \Rightarrow break-even point $\geq 16 \times 10^{6}$ CPU ops

With 32 GB RAM, libsnark handles ACs with $\leq 16 \times 10^{6}$ gates

4. Computation F must be very large for ${\mathcal V}$ to save work

5. Computation F must be efficient as an arithmetic circuit


For example, libsnark [BCTV14b], a highly optimized implementation of [GGPR13] and Pinocchio [PGHR13]:

- \mathcal{V} 's work: 6 ms + (|x| + |y|) · 3 μ s on a 2.7 GHz CPU
- \Rightarrow break-even point $\geq 16 \times 10^{6}$ CPU ops

With 32 GB RAM, libsnark handles ACs with $\leq 16 \times 10^{6}$ gates


- ⇒ breaking even requires > 1 CPU op per AC gate, e.g., computations over \mathbb{F}_p rather than machine integers
- 4. Computation F must be very large for ${\mathcal V}$ to save work
- 5. Computation F must be efficient as an arithmetic circuit

Recap



- + Verifiable ASICs: a new approach to building trustworthy hardware under a strong threat model
- $+\,$ First hardware design for a probabilistic proof protocol
- + Improves performance compared to trusted baseline

Recap




- + Verifiable ASICs: a new approach to building trustworthy hardware under a strong threat model
- $+\,$ First hardware design for a probabilistic proof protocol
- + Improves performance compared to trusted baseline
- Improvement compared to the baseline is modest
- Applicability is limited:

precomputations must be amortized computation needs to be "big enough"

- large gap between trusted and untrusted technology
- does not apply to all computations

Recap



- + Verifiable ASICs: a new approach to building trustworthy hardware under a strong threat model
- $+\,$ First hardware design for a probabilistic proof protocol
- + Improves performance compared to trusted baseline
- Improvement compared to the baseline is modest
- Applicability is limited:

precomputations must be amortized computation needs to be "big enough" large gap between trusted and untrusted technology does not apply to all computations

Bottom line: Zebra is plausible—when it applies https://www.pepper-project.org/